




## INTERNATIONAL APPLICATION PUBLISHED UNDER THE PATENT COOPERATION TREATY (PCT)

<b>(51) International Patent Classification 5 :</b>  <b>G06F 15/409, 13/378, 15/16</b>	<b>A1</b>	<b>(11) International Publication Number:</b> <b>WO 91/10200</b>  <b>(43) International Publication Date:</b> <b>11 July 1991 (11.07.91)</b>
<b>(21) International Application Number:</b> PCT/US91/00078 <b>(22) International Filing Date:</b> 4 January 1991 (04.01.91)  <b>(30) Priority data:</b> 461,567                      5 January 1990 (05.01.90)      US  <b>(71) Applicant:</b> MASPAR COMPUTER CORPORATION [US/US]; 749 North Mary Avenue, Sunnyvale, CA 94086 (US).  <b>(72) Inventors:</b> KIM, Won, S. ; 39517 Sutter Drive, Fremont, CA 94538 (US). BULFER, David, M. ; 181 Centre Street, #16, Mountain View, CA 94041 (US). NICKOLLS, John, R. ; 390 Cherry Avenue, Los Altos, CA 94022 (US). BLANK, W., Thomas ; 1501 Stanford Avenue, Palo Alto, CA 94306 (US). FIGEL, Hannes ; 1581 Stemel Way, Milpitas, CA 95035 (US).		<b>(74) Agents:</b> CARROLL, David, H. et al.; Skjerven, Morrill, MacPherson, Franklin & Friel, 25 Metro Drive, Suite 700, San Jose, CA 95110 (US).  <b>(81) Designated States:</b> AT (European patent), AU, BE (European patent), CA, CH (European patent), DE (European patent), DK (European patent), ES (European patent), FR (European patent), GB (European patent), GR (European patent), IT (European patent), JP, LU (European patent), NL (European patent), SE (European patent), SU.  <b>Published</b> <i>With international search report.          Before the expiration of the time limit for amending the claims and to be republished in the event of the receipt of amendments.</i>

**(54) Title: PARALLEL PROCESSOR MEMORY SYSTEM****(57) Abstract**

A massively parallel processor includes a plurality of clusters (40). Each cluster includes processor elements (50.00-50.15) ("PEs") and a cluster memory (54). Each PE (200) has an address register (206), stage register (251), error register (310), enable flag (336) memory flag (338), and grant request flag (211). A cluster data bus (225) and error bus (302, 304) connects each stage register and error register of the cluster to memory (260). The grant request flags of the cluster are interconnected by a polling network (362, 364), which polls one grant request flag at a time. In response to a signal on polling network (362, 364) and the state of the memory flag (338), grant request flag (211) determines an I/O operation between data register (251) and cluster memory (260) over cluster data bus (255). Data and error bits are associated with respective processor elements (200). Sequential memory operations (110 - 113) proceed in parallel with parallel processor operations (102 - 109) and may be queued. In direct address mode, a PE (200) addresses its own address space by appending its PE number (203) to a broadcast partial address furnished over a broadcast bus (250). The PE number (203) is furnished on a cluster address bus (246). In indirect address mode, PE addresses its own address space or that of other PEs in its cluster by locally calculating a partial address, then appending to it its own PE number (203) or that of another PE in its cluster. The full address is furnished over the cluster address bus (246).

**FOR THE PURPOSES OF INFORMATION ONLY**

Codes used to identify States party to the PCT on the front pages of pamphlets publishing international applications under the PCT.

AT	Austria	ES	Spain	MG	Madagascar
AU	Australia	FI	Finland	ML	Mali
BB	Barbados	FR	France	MN	Mongolia
BE	Belgium	GA	Gabon	MR	Mauritania
BF	Burkina Faso	GB	United Kingdom	MW	Malawi
BG	Bulgaria	GN	Guinea	NL	Netherlands
BJ	Benin	GR	Greece	NO	Norway
BR	Brazil	HU	Hungary	PL	Poland
CA	Canada	IT	Italy	RO	Romania
CF	Central African Republic	JP	Japan	SD	Sudan
CG	Congo	KP	Democratic People's Republic of Korea	SE	Sweden
CH	Switzerland	KR	Republic of Korea	SN	Senegal
CI	Côte d'Ivoire	LI	Liechtenstein	SU	Soviet Union
CM	Cameroon	LK	Sri Lanka	TD	Chad
CS	Czechoslovakia	LU	Luxembourg	TG	Togo
DE	Germany	MC	Monaco	US	United States of America
DK	Denmark				

- 1 -

## PARALLEL PROCESSOR MEMORY SYSTEM

5

CROSS REFERENCE TO RELATED APPLICATIONS

The following copending commonly-assigned patent applications, which are filed on even date herewith, are hereby incorporated herein by reference: Nickolls et al., "Scalable Inter-Processor and Processor to I/O Messaging System for Parallel Processing Arrays," Serial No. 07/461,492 filed January 5, 1990; Taylor, "Network and Method for Interconnecting Router elements Within Parallel Computer System," Serial No. 07/461,572 filed January 5, 1990; and Zapisek, "Router Chip with Quad-Crossbar and Hyperbar Personalities" Serial No. 07/461,551 filed January 5, 1990.

BACKGROUND OF THE INVENTION20 Field of the Invention

This invention relates to data transfer systems for massively parallel processors, and more specifically to data addressing and the transfer of data between a number of SIMD parallel processors arranged in a cluster and a common cluster memory.

Background of the Invention

Parallel processors have been developed that are based on the concurrent execution of the same instruction by a large number of relatively simple "processor elements" operating on respective data streams. These processors, known as single instruction, multiple data ("SIMD") processors, are useful in such applications as image processing, signal processing, artificial

- 2 -

intelligence, data base operations, and simulations.

Typically, a SIMD processor includes an array of processor elements and a routing network over which the results of calculations and operandi are communicated among the processor elements and input/output ("I/O") devices. The operations of the processor elements and of the routing network are controlled by a separate control processor, in response to instructions and data furnished from a computer subsystem.

10 A recent SIMD processor is described in United States Patent Number 4,314,349, issued February 2, 1982 to Batcher. A processing element constitutes the basic building block, and each processing element is connected to a uniquely associated random access memory by a bi-  
15 directional data bus. The data bus is the main data path for the processing element. During each machine cycle, one bit of data can be transferred from any one of six sources, viz. a bit read from RAM memory, the state of the B, C, P, or S register, or the state of an equivalence  
20 function. The destination of a data bit on the data bus may be one or more of, for example, the following: the address location in the RAM memory, the A, G, or S register, the logic associated with the P register, the input to a sum-OR tree, and the input to the parity tree.  
25 It will be appreciated that during a memory I/O operation, the bus is reserved for memory data and other operations requiring bus access may not proceed.

The SIMD processor described in United States Patent Number 4,805,173, issued February 14, 1989 to  
30 Hillis et al. includes an error control and correction technique which operates across multiple processors and multiple computer memories. Each integrated circuit includes sixteen processors which are connected to an associated memory through a memory interface. The memory  
35 is in the form of 22 4Kx1 bit RAMs. Each of 16 4Kx1 slices functions as the memory for a different one of the

- 3 -

16 processors, and the remaining 6 4Kx1 bit slices store parity or syndrome bits for the data stored in the memories of the 16 processors. Parallel data is read from or written to each integrated circuit at the address  
5 specified by an address decoder. In a memory read operation, the memory is read in parallel one row at a time to produce data outputs on 16 output lines and parity outputs on 6 additional output lines. These signals then are applied in parallel to error control circuitry for  
10 detection and correction of parity errors. In a memory write operation, data is written in parallel from the 16 processors into the 16 memory slices at the given address, and the 6 syndrome outputs are written into the 6 other memory slices at the same addresses and at the same time  
15 as the data used in generating the syndrome outputs are stored in the 16 memory slices. It will be appreciated that the error control and correction technique requires that all 16 memory slices be read or written in parallel.

A SIMD processor related to the Hillis et  
20 al. '173 processor appears in United States Patent Number 4,791,641, issued December 13, 1988 to Hillis. The error correction system of the Hillis patent treats data for plural memories associated with plural processors as a unitary data word, and generates an error code for the  
25 unitary data word. It will be appreciated that the error correction system contemplates that the unitary data word be read or written as a unit.

In parallel processor systems, the size of the memory per processor element tends to be small.  
30 Nonetheless, because of the great number of processor elements, the amount of memory required by a parallel processor is large. Unfortunately, memory such as SRAM with speeds comparable to that of even simple microprocessors tends to be expensive. Unfortunately, the  
35 less expensive memory such as DRAM is relatively slow and its use in a parallel processor would be expected to compromise performance by causing the processor elements

- 4 -

to idle while the memory operation is completed.

#### SUMMARY OF THE INVENTION

The memory system architecture of our invention permits data transfer operations between memory and  
5 processors to proceed concurrently with parallel processing operations. Relatively slow discrete memory may be used without excessively degrading the overall speed of the parallel processor. In one embodiment having  
10 DRAMs, memory is utilized at or near the maximum memory bandwidth in both sequential page mode and random mode.

The memory system architecture of our invention provides for addressing by a processor element of its own memory space to be made in accordance with an address  
15 furnished to all processor elements by an array control unit, or computed locally by the processor element. Such addressing is possible even as to memory words that includes both data bits and error detection and correction bits.

These and other advantages are realized in the  
20 present invention, a memory system suitable for, for example, a parallel processor having a plurality of clusters, each having a plurality of processor elements. In one embodiment, each processor element has an enable flag. The memory system includes a number of memory  
25 flags, each associated with a respective processor element. The memory system also includes a number of stage registers, each associated with a respective processor element. A memory is provided, and a cluster data bus connects each of the stage registers of the  
30 cluster to the memory. In addition, a number of grant request flags interconnected in a polling network are provided. Each of the grant request flags is associated with a respective processor element and is responsive to a signal on the polling network and the state of the  
35 associated memory flag for determining an I/O operation between the associated data register and the memory.

- 5 -

In one variation of the foregoing, a number of address registers are provided, each associated with a respective processor element. The address registers are connected to the memory over a cluster address bus, and  
5 each of the grant request flags is responsive to the polling network and to the state of the associated memory flag for determining an I/O operation between the associated data register and the memory in accordance with the contents of the associated address register.

10 In another variation, an address bus is connected to the memory from the array control unit of the parallel processor. Each of the grant request flags is responsive to the polling network and the state of the associated memory flag for determining an I/O operation  
15 between the associated data register and the memory in accordance with the contents of address bus. In yet another variation, an error bus is connected to the memory; and a number of error registers are provided. Each error register is associated with a respective  
20 processor element and is connected thereto and also to the error bus. Each of the grant request flags is responsive to the polling network and the state of the associated memory flag for determining an I/O operation between the associated error register and said memory.

25 In another embodiment of the memory system, a data bus of a preselected width is connected to each of the processor elements within a cluster. In addition, an error bus is connected to each of the processor elements within the cluster, and has a preselected width as well.  
30 A memory for the cluster also is provided, each word of which has a width equal to the sum of the width of the data bus and the error bus. An address bus for the cluster also is provided, wherein the cluster memory is responsive to a enable signal for performing an I/O  
35 operation on the data bus and on the error bus in accordance with the contents of the address bus. In one variation, the address bus is connected to each of the

- 6 -

processor elements in the cluster. In another variation, the address bus is connected to an array control unit of the parallel processor. In these variations, the address bus may include an identification bus connected to each of  
5 the processor elements in the cluster. The identification bus can be driven by either a fixed or programmable register in each of the processor elements.

In another embodiment of the present invention, data is transferred in a parallel processor as follows. A  
10 common data path is provided between a cluster of processor elements and a cluster memory. Respective memory flags of the processor elements are evaluated in parallel, and the values of the memory flags are furnished to respective grant request flags. A polling signal is  
15 applied to a selected one of the grant request flags, which is responsive to the value of its respective memory flag and to the polling signal for determining an I/O operation between a data register associated with the selected grant request flag and the memory over the common  
20 data bus.

In one variation of the foregoing, an address is provided from an address register associated with the selected grant request flag to the memory over a common address bus connected to the memory. The selected grant  
25 request flag is responsive to the value of its respective memory flag and to the polling signal for determining an I/O operation between a data register associated with the selected grant request flag and the memory over the common data bus in accordance with the address provided. In  
30 another variation, an address is provided from a processor control unit to the memory over a broadcast bus. The selected grant request flag is responsive to the value of its respective memory flag and to the polling signal for determining an I/O operation between a data register  
35 associated with the selected grant request flag and the memory over the common data bus in accordance with the address provided.



- 7 -

BRIEF DESCRIPTION OF THE DRAWINGS

In the drawings, where like reference numerals indicate like parts,

FIGURE 1 is a diagrammatic view of a massively  
5 parallel processor;

FIGURE 2 is a diagrammatic view of a processor  
element printed circuit board;

FIGURE 3 is a flowchart of execution and data  
bus cycles of the parallel processor;

10 FIGURE 4 is a block diagram of the data flow  
path for an exemplary processor element;

FIGURE 5 is a block diagram of the data flow  
path for the exemplary arithmetic processing unit of  
Figure 4;

15 FIGURE 6 is a block diagram of the data flow  
path common to all processor elements of a cluster;

FIGURE 7 is a logic schematic diagram of the  
cluster memory of Figure 6;

20 FIGURE 8 is a logic schematic diagram of the  
address controller of Figure 6;

FIGURE 9 is a logic schematic diagram of the  
error correction logic of Figure 6;

FIGURE 10 is a logic schematic diagram of the  
stage register of Figure 4;

25 FIGURE 11 is a logic schematic diagram of the  
exponent/address register of Figures 4 and 5;

FIGURE 12 is a logic schematic diagram of the  
grant request flag circuit of Figure 4;

30 FIGURE 13 is a logic schematic diagram of the E  
and M flag circuits of Figures 4 and 5;

FIGURE 14 is a logic schematic diagram of the PE  
register circuit of Figure 5;

FIGURE 15 is a logic schematic diagram of the OR  
tree latch circuit of Figure 5; and

35 FIGURE 16 is a diagram illustrating an  
organization for the cluster memory of Figure 6.

- 8 -

DESCRIPTION OF THE PREFERRED AND OTHER EMBODIMENTS

A massively parallel processor is illustrated in Figure 1. At the heart of the parallel processor is a processor element array 10 having a number of individual processor elements located on processor element boards such as 10a and 10b. The parallel processor is configured with 1, 2, 4, 8, or 16 processor element boards as desired. The parallel processor is further provided with a router network 12 comprising routers 14, 16 and 18. A suitable router network is described in the aforementioned Application of Zapisek. The PE array 10 is under the control of an array control unit ("ACU") 20. Users interact with the parallel processor through a user console 22 connected to the ACU 20 through a UNIX® operating system-based subsystem 24. The subsystem 24 communicates with other computers over Ethernet® network 26. Input and output operations also are conducted over buses connecting ACU 20 to an I/O processor and I/O RAM memory 30, a frame buffer 32 and associated display 33, a high speed channel 34 and associated HSC interface lines 35.0 and 35.1, a user defined I/O 36 and associated interface line 37, and a disk array system 38.

A processor element printed circuit board ("PE board") illustrative of boards 10a and 10b is shown in Figure 2. A PE board includes 64 substantially identical PE clusters 40.00 - 40.63 arranged two clusters per chip for a total of 32 PE cluster chips per PE board. Each of clusters 40.00 - 40.63 includes a cluster memory 54 comprising, in one embodiment, 256 K-bytes of memory, so that each PE board carries 16 megabytes of memory. Hence, a parallel processor configured with 16 PE boards would have 256 megabytes of memory if readily available 1 megabit memory chips are used, and 1 gigabyte of memory if 4 megabit memory chips are used.

- 9 -

Memory System Overview

Conceptually, cluster 40.00 comprises 16 substantially identical processor elements 50.00 - 50.15, which include respective processors 49.00 - 49.15

5 connected to respective stage registers 52.00 through 52.15 by respective bidirectional local data buses. Stage registers 52.00 - 52.15 are connected to cluster memory 54 by common data bus 53. The processor elements 50.00 - 50.15 are clocked at 70 nanoseconds.

10 Conceptually, the ACU 20 includes a parallel processor controller 56 and an independent transfer controller 62. In fact, both controllers 56 and 62 are implemented as standard RAM or ROM -based microcoded sequential state machines. The ACU 20 communicates with

15 all of the PE boards and with all of the clusters on each PE board, e.g. clusters 40.00 - 40.63, over inter alia four control lines 58, 60, 64 and 66, each of which is implemented as several physical lines. Processors 49.00 - 49.15 are controlled over line 58 by either processor

20 controller 56 or transfer controller 62, depending on which controller owns line 58 as determined by an arbitration mechanism (not shown). Stage registers 52.00 - 52.15 are controlled over line 60 by either processor controller 56 or transfer controller 62,

25 depending on which controller owns line 60 as determined by an arbitration mechanism (not shown). In addition, transfer controller 62 controls stage registers 52.00 - 52.15 over line 64. Cluster memory 54 is controlled over line 66 by transfer controller 62. Parallel processor

30 controller 56 and independent transfer controller 62 are connected to one another by handshaking lines 68 and 69, each of which is implemented as several physical lines.

An overview of the operation of the parallel processor memory system is now discussed with reference to

35 the brief execution sequence shown in Figure 3. Steps 102 - 104, 106 - 107, and 109 are conventional parallel processor execution cycles, executed by processor elements

- 10 -

50.00 - 50.15 under the control of parallel processor controller 56. Steps 105 and 108 are staging register cycles, during which respective sequential memory write operations 110 - 111 and sequential memory read 112 - 113  
5 are initiated between the staging registers 52.00 - 52.15 and cluster memory 54. Once initiated, sequential operations 110 - 113 proceed independently of parallel processor execution steps such as 106 - 107, except for handshaking over lines 68 and 69.

10           Consider a memory input (write) operation.  
Processor controller 56 instructs processors 49.00 - 49.15 over line 58 to set up the data in a suitable manner, and provided line 69 is not signalling "busy" instructs the transfer controller 62 over line 68 to initiate the memory  
15 write. As represented by step 105, the transfer controller 62 signals "busy" on line 69, interrupts the processor controller on line 69, transfers data from the processors 49.00 - 49.15 to the stage registers 52.00 - 52.15 in two cycles (transferring one nibble per cycle, as  
20 is evident from the description of the processor element data path below), and then releases the interrupt of processor controller 56. Processor controller 56 then instructs processors 49.00 - 49.15 to continue parallel processing operations (represented by steps 106), and  
25 these operations proceed provided they are not incompatible with the "busy" state of line 69. Transfer controller 62 instructs the stage registers 52.00 - 52.15 over line 64 to transfer data, and memory 54 over line 66 to receive data, one stage register at a time (represented  
30 by steps 110 - 111). When all data from participating ones of the stage registers 52.00 - 52.15 is transferred, the transfer controller 62 signals all clear on line 69.

          Consider a memory output (read) operation.  
Processor controller 56 instructs the transfer controller  
35 62 over line 68 to initiate the memory read. As represented by steps 112 - 113, the transfer controller 62 signals "busy" on line 69, instructs the memory 54 over

- 11 -

line 66 to output data, and instructs stage registers 52.00 - 52.15 over line 64 to receive data, one stage register at a time. Processor controller 56 instructs processors 49.00 - 49.15 to continue parallel processing operations (represented by step 107), and these operations proceed provided they are not incompatible with the "busy" signal on line 69. When data from memory 54 is loaded into participating ones of the stage registers 52.00 - 52.15, the transfer controller 62 interrupts the processor controller 56 on line 69, transfers data from the stage registers 52.00 - 52.15 to the processors 49.00 - 49.15 in two cycles (transferring one nibble per cycle, as is evident from the description of the processor element data path below), and releases the interrupt of processor controller 56. Then, the transfer controller 62 signals all clear on line 69.

#### Processor Element Data Path

The processor element data path now is described with reference to Figure 4, which illustrates the PE data path in a representative processor element 200; Figure 5, which shows in greater detail the arithmetic processing unit ("APU") 201 of Figure 4; and Figure 6, which illustrates the cluster-level elements with which processor element 200 is associated.

The architecture of the processor element 200 accommodates two classes of instructions. The first class includes regular arithmetic instructions that operate only on registers internal to APU 201 (Figure 5), such as an accumulator 204, an exponent register 206, and a PE register set 220. The architecture that supports such instructions is described below, with reference to Figure 5. The second class of instructions includes load and store instructions that move data between the APU 201 and cluster memory 260. The architecture that supports such instructions is described under the subheadings "Cluster Memory Data Transfer" and "Cluster Memory Addressing"

- 12 -

below, with reference to Figures 4 and 6.

The arithmetic processing unit ("APU") 201 is at the heart of each processor element. As shown in Figure 5, the APU 201 includes several conventional elements such as arithmetic logic unit ("ALU") 202, Boolean logic unit ("BLU") 320, and associated registers and flags.

The ALU 202 is organized around a 4-bit wide internal data bus 208, which furnishes data to ALU 202 over 4-bit line 210. The data bus 208 is hereinafter referred to as nibble bus 208, inasmuch as it accommodates the transfer of only half a byte (a "nibble") during any one clock cycle. Alternatively, a full byte-wide bus or other fraction or multiple thereof may be used. Other inputs to the ALU 202 include the four least significant 15 bits ("low nibble") of a 64-bit accumulator 204 over a 4-bit line 211, and a nibble from PE registers 220 over 4-bit line 234.

The four bit output of ALU 202 is directed over 4-bit line 218 to the low nibble of accumulator 204, to the four most significant bits ("high nibble") of the accumulator 204, and to the four most significant bits of an exponent/address register 206. Line 212 provides a 4-bit connection between the nibble bus 208 and the 4 least significant bits of accumulator 204; line 214 provides a 4-bit connection from the 4 most significant bits of accumulator 204 to the nibble bus 208; and line 216 provides a 4-bit connection from the 4 least significant bits of the exponent/address register 206 to the nibble bus 208.

The one bit outputs of ALU 202 are directed to a carry ("C") bit 330 over line 354, to a zero ("Z") bit 332 over line 352, and to an overflow ("V") bit 334 over line 350. A negative ("N") bit is taken from the most significant bit of the accumulator 204. The output of the C bit 330 is directed to an input of the ALU 202 over line 356.

The BLU 320 is organized around a one bit wide

- 13 -

internal bus 300 known as a bit bus, which provides one input to BLU 320 over line 322. A flag bus 324 provides another input to BLU 320. Several one bit registers that typically represent the status of the ALU 202 provide 5 outputs to the flag bus 324: Z-bit 332, V-bit 334, E-bit 336, and M-bit 338. A third input to the BLU 320 is provided over line 326 by a L-bit register 340, which is the 1-bit equivalent of an accumulator. The one bit output of BLU 320 is directed over line 328 to the Z bit 10 332, the V bit 334, the E bit 336, the M bit 338, and the L bit 340.

Local memory for the ALU 202 is provided by a set of working registers known as PE registers 220. PE registers 220 comprises sixty-four 32-bit registers 15 arranged as 512x4 or 2048x1 memory, which are obtained from, for example, conventional SRAM memory as described below in association with Figure 14. Controller 228 is connected to PE registers 220 over 4-bit line 230. Data is exchanged with nibble bus 208 over 4-bit line 234 (and 20 provided to ALU 202 via line 210), and exchanged with bit bus 300 over line 233. PE registers 220 are loaded or unloaded under ACU 20 control, in accordance with address information furnished over broadcast bus 250 over 11-bit line 224.

25 An additional 4-bit path 232 is provided from controller 228 to an input of the ALU 202. Path 232 provides the ALU 202 with an input operand and permits the reading and writing of the same word in PE register set 220 in one clock. Data from the nibble bus 208 is written 30 into PE register set 220 via path 234 simultaneously as data from the PE register set 220 is read into ALU 202 via path 232. This operation advantageously permits data in, for example, the accumulator 204 (either the most significant or least significant nibble) to be swapped 35 with data in the PE register set 220 in one clock.

Using the examples of a simple addition and comparison, arithmetic and logical operations carried out

- 14 -

in APU 201 are now described.

For an arithmetic operation, assume that operand "A" is resident in accumulator 204 and operand "B" is resident in one of the PE registers 220. At the initial 5 clock pulse in the sequence, the low nibble from accumulator 204 is applied to the ALU 202 via the nibble path 211, and the low nibble from the appropriate one of the PE registers 220 (as addressed on line 224) is applied to the ALU 202 on line 210, via line 234 and the nibble 10 bus 208. The accumulator 204 is shifted four bits to the right. The 4-bit addition is performed by the ALU 202, and the four bit sum is read into the high nibble of the accumulator 204 while the one bit flags are updated. These operations are repeated eight times for a 32-bit 15 word.

For a logic operation such as a processor element enable/disable decision, assume that one number has been subtracted from another and the result now appears in accumulator 204, C-bit 330, Z-bit 332, and V- 20 bit 334. The enable/disable decision might be based on, for example, whether one number is equal to, lower than or higher than the other number, and such a decision involves logical computations based on the state of the N-bit (from accumulator 204), C-bit 330, Z-bit 332, and V-bit 334. 25 The results of the computations are stored in one of the one bit registers. Frequently, such calculations are made in order to determine whether a given processor element will or will not execute a subsequently broadcasted instruction, in which case the results of the computations 30 are stored in the E-bit 336.

#### Other Data Path Elements

Router connections of the processor element 200 are illustrated in Figures 4 and 5. The processor element 200 is connected to a suitable router system over global 35 router lines 400 (router-in) and 410 (router-out) in an arrangement comprising a router reverse circuit 406



- 15 -

(connected to accumulator 204 over line 408), router forward circuit 416 (connected to accumulator 204 over line 418), and PE match circuit 430 (connected to accumulator 204 over 4-bit bus 432). The design and operation of a suitable router system is described in the aforementioned Application of Zapisek.

The processor element 200 is connected to a suitable local interconnect system such as, for example, that described in United States Patent Number 4,314,349, issued February 2, 1982. Four network input lines 420 and four network output lines 424 are used. Input lines 420 are multiplexed to the accumulator 204 through input multiplexer 422 over line 408, and the accumulator 204 is multiplexed to the output lines 424 through output multiplexer 426 over line 418.

The nibble bus 208 has a 4-bit connection to latch 370, for the purpose of latching certain values into an OR tree 372. An OR tree is a general computing function which provides for a global OR inclusive of every processor element of the parallel processor. The OR tree 372 functions as a global OR of the 4-bit nibble of all processor elements in the parallel processor. As is well known in the art, the OR tree operation is used for many purposes, including error and overflow checking.

#### 25 Processor Element - Cluster Memory Data Path

Each cluster memory 260 includes 256 K-words of memory. Each word is 12 bits wide, and includes 8 data bits and 4 check bits. Each word is uniquely associated with one of the processor elements 50.00 - 50.15; for example, words 0 and 16 are associated with processor 50.00, words 1 and 17 are associated with processor 50.01, and so forth. This memory organization is illustrated in Figure 16, in which element 712 shows the organization of cluster memory 260, element 710 represents a full address in cluster memory 260, which consists of a 4-bit processor element identification number PE\_ID and a partial address

- 16 -

indicating the address within the identified processor element's memory space. Element 714 shows a full 32-bit word resulting from a read of the cluster memory 260 for a given address and a given processor element. For example, 5 to obtain a full 32-bit word associated with processor element identification number PE1 from address 1 of the cluster memory 260, words 1, 17, 33 and 49 in the memory organization 712 are obtained in respective nibbles to form 32-bit word 714 for the processor element PE1. The 10 implications of this memory organization are discussed elsewhere.

A variety of memory types are suitable for memory 260. One suitable type is DRAM having, for example, a random mode access time of about 100 15 nanoseconds and a page mode access time under about 70 nanoseconds. Physically, memory 260 includes three 4 x 256 K-bit page-mode DRAM chips, which accommodates the 8 data bits and 4 check bits. The data and check bits are processed by an ECC logic circuit 270 (Figure 6) 20 associated with the cluster, and exchanged with the requesting processor element as an 8 bit data byte with 2 status bits (an error detected bit and an uncorrectable error bit, as described below). Other implementations are possible, such as, for example, a 5 check bit 25 implementation.

Data is transferred between cluster memory 260 and APU 201 through a processor element stage register 251 and cluster ECC logic 270, which performs an error correction function. Lines 252 and 253 provide two 4-bit 30 connections between the nibble bus 208 of the APU 201 and, respectively, the 4 high order bits and the 4 low order bits of the stage register 251. Line 254 provides an 8-bit connection between the stage register 251 and the cluster data bus 255, which along with ECC logic 270 and 35 memory 260 are associated with the cluster. Line 272 provides an 8-bit connection between the cluster data bus 255 and the ECC logic 270. The connections between ECC

- 17 -

logic 270 and cluster memory 260 include 4-bit line 262 and 264, for respectively the 4 high order and the 4 low order data bits, and a 4-bit (5-bit and other alternatives are possible) line 266 for the check bits, which are used  
5 in generating an ERR-signal and a UNC-signal status bits for recording the status of memory read operations.

Status signals ERR and UNC are provided over two one bit cluster-oriented buses, ERR bus 302 and UNC bus 304. The ERR signal, which indicates whether an error has  
10 occurred, is communicated as follows. Line 306 provides a one bit connection from ECC logic 270 to ERR bus 302, line 308 provides a one bit connection from ERR bus 302 to error status register 310, and line 312 provides a one bit connection from ECC register 310 to bit bus 300 of APU  
15 201. The UNC signal, which indicates whether an error is uncorrectable, is communicated as follows. Line 314 provides a one bit connection from ECC logic 270 to UNC bus 304, line 316 provides a one bit connection from UNC bus 304 to ECC register 310, and line 318 provides a one  
20 bit connection from ECC register 310 to bit bus 300 of APU 201.

The status of M bit 338 of APU 201 determines whether the associated processor element 200 executes a memory load/store instruction. As described above,  
25 Boolean computations are performed by BLU 320 to determine whether the processor element 200 will or will not execute a subsequently broadcasted instruction, and the results of the computations are stored in the E-bit 336. Similarly, Boolean computations performed by BLU 320 also determine  
30 whether processor element 200 will or will not execute subsequent memory load/store operations, and the results of the computations are stored in the M-bit 338. Typically, M-bit 338 is set and reset by BLU 320 in accordance with an IF...THEN...ELSE statement. For  
35 example, as each processor element in the parallel processor executes an IF...THEN...ELSE statement pertaining to, say, a memory load/store on its respective

- 18 -

data, an active set of processor elements arises depending on whether the results of the individual executions is true or false. Only the processor elements having their M bits set will execute load/store instructions subsequently broadcast by the ACU 20.

The M bit 338 controls the transfer of data from the cluster memory 260 to the stage register 251 by means of the grant request ("GR") bit 211. Line 360 accommodates the copying of M bit 338 into the GR bit 211 at the initiation of a load/store operation. GR bit 211 is located on a daisy chain; line 362 originates at the GR bit of the processor element preceding processor element 200, and line 364 terminates at the GR bit of the processor element following processor element 200. A daisy chain implementation is particularly advantageous when on-chip routing is considered, although other implementations such as round robin scheduling may be used. In the cluster 40.00 (Figure 2), for example, during a load/store operation involving several bytes per each of the processor elements 50.00 - 50.15, the status (set/reset) of the respective M bits of the processor elements 50.00 - 50.15 are copied into the respective GR bits of the processor elements 50.00 - 50.15 at the initiation of each byte load/store. Sixteen clock pulses are sequentially generated during each byte load/store, one for each processor element in the cluster. Following system reset, the daisy chain will begin at processor element 50.00. Hence, assuming that the GR bit for processor element 50.00 is set, initially processor element 50.00 requests the use of the cluster data bus 255. Once the byte transfer to the stage register 52.00 of processor element 50.00 is completed, the GR bit of processor element 50.00 is reset. The next processor in the daisy chain to request the cluster data bus 255 is the one having its GR bit set; intervening processor element having their GR bits reset do not participate. Hence, within different clusters, the number

- 19 -

of stage registers 251 participating in a data transfer operation may well be different. Moreover, within each cycle, the active grant request bits of the respective clusters may well be associated with different processor 5 element numbers.

In one variation, a condition is detected in which the number of active grant request bits per cluster is everywhere less than sixteen. This may be accomplished by the OR-tree 372 or by a dedicated OR-tree (not shown).  
10 When the condition is detected, the cycles are optimized to the number of active grant request bits in the cluster having the maximum number of active grant request bits.

Because the number of stage registers 251 participating in a data transfer operation may be  
15 different than the total number of stage registers 251 in the cluster, the width of the data word in cluster memory 260 preferably is selected to match the width of the stage registers 251 in the cluster and the addressing width of the parallel processor. Otherwise, data transfer  
20 transactions may be performed for processor elements that are not participating in the data transfer, which would require, for example, a read modify write cycle each time data is written. The unit of addressing selected for the cluster memory 260 is an 8-bit data word, which represents  
25 a compromise between the size of the staging register 251, the number of cycles required to transfer words, and the number of error and check bits required for error correction. The present configuration advantageously minimizes register size, but increases both the number of  
30 memory cycles to transfer words and the amount of error correction bits per word (e.g., for single-bit error correction, a 32-bit word requires only 6 check bits, while 4 8-bit words requires 4x4 or 16 check bits). Of course, other configurations may be developed in  
35 accordance with this disclosure to minimize memory cycles or the number of check bits, or to achieve a different balance of these characteristics.

- 20 -

The parallel processor also supports load/store solitary operations, for which the daisy chain implementation of the grant request mechanism is particularly advantageous. A load/store solitary instruction never requires more than one processor element in the cluster to initiate a load/store operation; for example, a code sequence directed to communications with the router network (routers 14, 16 and 18 of Figure 1) where data from the router originates in memory.

10 Consider, for example, storing data just received over the router network (14, 16, 18). Each cluster will have the data resident in its active processor element, and it would be desirable to store the data from all of the active processor elements at the same time. Since only

15 one GR bit per cluster would have been set in the load solitary operation, a store operation will store the data from all of the clusters at the same time. Contrast the daisy chain implementation with, for example, the round robin scheduling implementation, which would require

20 potentially 16 processor elements per cluster to be inspected prior to effecting the simultaneous transfer.

The ERR signal and the UNC signal are used at the end of a load instruction to perform error analysis. Either the ERR bit or the UNC bit of processor element

25 error status register 310 can be clocked onto bit bus 300 in a clock cycle, where it is available to the BLU 320 and the OR tree 372. An example of the use of the ERR-bit is as follows. The ERR bit of each processor element is placed onto the bit bus 300 and latched into latch 370.

30 The latched nibble, which includes the ERR bit, is ORed with the nibbles of all other processor elements of the parallel processor and the result is furnished to the ACU 20. In the event that the error is detected, the UNC bit of each processor element is placed onto the bit bus 300

35 and latched into latch 370. The latched nibble, which includes the UNC bit, is ORed with the nibbles of all other processor elements of the parallel processor and the

- 21 -

result is furnished to the ACU 20. If an uncorrectable error is indicated, a system fault is signaled.

Otherwise, the error is logged. Should the error count exceed a selected threshold, a system fault is signaled.

5 Such operations and the programs that control them are well known in the art.

#### Cluster Memory Addressing

The addressing of cluster memory 260, which is shared by all processor elements belonging to the same  
10 cluster, is effected by an address controller 240 (Figure 6) over a 20 bit wide path 242, which is implemented as a multiplexed 10 bit line. Line 243 (from ECC logic 270) provides control signals to the DRAMs of cluster memory 260 affecting such functions as row address strobe, column  
15 address strobe, write enable, and chip enable. Line 243 typically is implemented in several physical wires, depending on the memory devices used.

Address information reaches address controller 240 either from a processor element or from the ACU 20.  
20 An address provided by a processor element resides in an address register. In the processor element 200, the register 206 serves both as a conventional exponent register as well as an address register, in order to reduce the die size of the processor element  
25 200. Alternatively, a separate 16-bit physical register may be used as a dedicated address register. Line 244 provides a 16-bit connection from the exponent/address register 206 to a 20-bit cluster address bus 246. The other 4 bits of cluster address bus 246 are provided by  
30 line 245, which carries a partial address signal generated by hardware element 203 to identify uniquely the processor element 200 in the cluster. Alternatively, element 203 can be a register that is set locally by loading from the nibble bus 208 or line 218. In this event, line 245 can  
35 be driven to achieve access to memory owned by another processor element in the same cluster. This provides for

- 22 -

rapid communication between processor elements in the same cluster. Line 247 provides a 16-bit connection from cluster address bus 246 to the 16 most significant bits of address controller 240, and the four additional processor  
5 element identification bits are provided over line 249 to the 4 least significant bits of the address controller 240.

An address originating in the ACU 20 is broadcast as a 16-bit partial address to all processor  
10 elements in the parallel processor over a broadcast bus 250. Broadcast bus 250 is implemented as a 61-bit bus, some of the lines of which are multiplexed to serve several purposes. Bus 250 is used by the ACU 20 for several purposes, including the broadcasting of a partial  
15 address during direct address mode operations and the broadcasting of instruction signals to all processor elements in the parallel processor. Line 248 provides a 16-bit connection from a broadcast bus 250 to the 16 most significant bits of address controller 240. To complete  
20 the address, four additional processor element identification bits are provided over line 249 to the four least significant bits of the address controller 240.

Cluster memory 260 is addressed either directly or indirectly. In direct addressing, a processor element  
25 addresses its own memory space by appending its processor identification number within the cluster, a 4-bit quantity, to a partial address furnished to all processor elements by the ACU 20. In indirect addressing (also known as local addressing), a processor element appends  
30 its PE identification number to a partial address computed locally by it. In a variation of indirect addressing, a given processor element locally computes a processor element identification number of another processor element in the cluster, and appends that identification number to  
35 the locally computed partial address.

Direct addressing is performed as follows. The ACU 20 broadcasts a 16-bit partial address over broadcast



- 23 -

bus 250. The ACU 20 obtains the 16-bit partial address either from data or from performing a calculation. The processor element 200 contributes a 4-bit partial address consisting of its own unique number, known as a PE number, 5 to specify its physical address space in cluster memory 260. For example, in the cluster 40.00, the processor elements 50.00 - 50.15 contribute their respective PE numbers to completely specify their respective address spaces in cluster memory 260.

10 From address controller 240, physically the 20 bits of address information are furnished in row/column multiplexed form; hence, only ten physical wires are used. During direct addressing, memory efficiency in the fast page mode (or static column mode) DRAM cluster memory 15 260 is improved by "interleaving" the cluster memory 260 among processor elements 50.00 - 50.15, such that when processor elements 50.00 - 50.15 each address the same logical address in direct address mode, they in fact access a block of 16 contiguous words in physical memory. 20 For example, processor element 50.00 has access to words 0, 16, 32, 48, and so forth; processor element 50.01 has access to words 1, 17, 33, 49, and so forth; and processor 50.15 has access to words 15, 31, 47, 63, and so forth; so that when processor elements 50.00 - 50.15 each address a 25 logical address of 0, for example, words 0 - 15 in the cluster memory 260 are addressed physically. Very nearly the maximum page mode bandwidth of the DRAM memory is thereby achieved.

Internal to the DRAMs, the memory column address 30 changes more frequently than the row address. This is because the row address is entirely contained in the partial address broadcast by the ACU 20 on broadcast bus 250, while the column address includes a partial address identifying one of the 16 processor elements (e.g. 50.00 - 35 50.15) in the cluster (e.g. 40.00). In most cases, then, the row address is latched internally in the DRAM and only the column address is changed. In a typical 1 megabit

- 24 -

page mode DRAM chip, 512 locations are available per latched row address.

- Consider in detail an illustrative direct load operation; the steps for a direct store are similar. A
- 5 direct load operation has two nested loops, an inner loop which services each processor element in each cluster in fast page mode (e.g., processor elements 50.00-50.15 of cluster 40.00), and an outer loop which sequences through each memory word making up the operand to be transferred.
- 10 The inner loop transfers data and error status signals between the cluster memory (e.g., memory 260) and the stage registers of successive processor elements (e.g., stage registers 52.00-52.15). The outer loop transfers data in parallel between each of the stage registers and
- 15 its working register set (e.g., stage register 251 and PE registers 220 of processor element 200). This transfer interrupts execution each time through the outer loop and borrows the processors (e.g., processors 49.00-49.15) to do the transfer. Overhead is low because all of the
- 20 processor elements of the parallel processor do the transfer concurrently. During the stage register transfer, memory read operations also compute the logical OR of the error status from all processor elements via the bit bus 300 for use by the memory control system.
- 25 The steps for a direct load are given in Table 1 below:

TABLE 1

Step	PE#	Word	Operation
1	-	0	set row address (if needed)
30 2	0	0	set col address, ram - > stage transfer
3	1	0	next col address, ram -> stage transfer
4	2	0	next col address, ram-> stage transfer
o	o	o	
o	o	o	
35 o	o	o	
17	15	0	next col address, ram-> stage transfer

- 25 -

18	all	0	stage -> PE register transfer, ERR -> bit bus transfer
	-	1	set row address (if needed)
19	0	1	set col address, ram -> stage transfer
5 20	1	1	next col address, ram-> stage transfer
21	2	1	next col address, ram -> stage transfer
o	o	o	
o	o	o	
o	o	o	
10 34	15	1	next col address, ram -> stage transfer
35	all	1	stage -> PE register transfer, ERR -> bit bus transfer

It will be appreciated that the total time for a typical direct load/store is  $t_{RAS} + ((nPES)(t_{CAS}) + t_{SR})(OPLN)$  where  $t_{RAS}$  and  $t_{CAS}$  are the times to set a row and column address,  $nPES$  is the number of processor elements in a cluster,  $t_{SR}$  is the time to transfer the stage register to the PE register file, and  $OPLN$  is the number of memory words in the operand to be loaded or stored. DRAM row change cycles may reduce this performance somewhat.

Indirect, or local addressing, is performed as follows. Each processor element of a cluster calculates an address and places that address in its respective exponent/address register. With respect to representative processor element 200, for example, ALU 202 calculates an address and loads it over line 218 into the exponent/address register 206. This address residing in exponent/address register 206 then is furnished to address controller 240 via line 244 and cluster address bus 246, as required.

It will be appreciated that while the use of the exponent/address register 206 for indirect addressing during an indirect load/store operation precludes some floating point operations, die area is minimized. In fact, many of the data path and control aspects of an exponent register are well suited for indirect addressing

- 26 -

purposes. An exponent requires a fairly wide register, as does a memory address. In the present memory architecture, both exponents and addresses are built by shifting, hence require a shift register mechanism.

5 Moreover, both exponent and address must be incremented from time to time, the exponent when normalizing or denormalizing, the address when stepping through sequential addresses. Alternatively, full flexibility can be obtained by the use of separate individual registers  
10 for floating point operations and indirect addressing operations, although die area would be increased due to the additional register.

Consider in detail an illustrative indirect load operation; the steps for an indirect store are similar. A  
15 fast indirect load operation works much the same way as the direct load, but since contiguous processor elements can access noncontiguous memory addresses, fast page mode cannot be used and a new DRAM row address is generated for each memory word transferred. Nevertheless, indirect load  
20 operations transfer data at nearly the peak DRAM memory random access mode bandwidth, and steal only two PE cycles (the ratio between nibble width and word width) per cluster of words moved.

The steps for an indirect load are given in  
25 Table 2 below:

TABLE 2

<u>Step</u>	<u>PE#</u>	<u>Word</u>	<u>Operation</u>
1	0	0	set row address
2	0	0	set col address, ram - > stage transfer
30 3	1	0	set row address
4	1	0	set col address, ram-> stage transfer
5	2	0	set row address
6	2	0	set col address, ram -> stage transfer
o	o	o	
35 o	o	o	
o	o	o	

- 27 -

32	15	0	set row address
33	15	0	set col address, ram -> stage transfer
34	all	0	stage -> PE register transfer, ERR -> bit bus transfer; increment exponent/address register 206
5			
35	0	1	set row address
36	0	1	set col address, ram -> stage transfer
37	0	1	set row address
38	1	1	set col address, ram -> stage transfer
10 39	2	1	set row address
40	2	1	set col address, ram -> stage transfer
o	o	o	
o	o	o	
o	o	o	
15 66	15	1	set row address
67	15	1	set col address, ram -> stage transfer
68	all	1	stage -> PE register transfer, ERR -> bit bus transfer; increment exponent/address register 206

20 It will be appreciated that the total time for an indirect load/store is  $((nPEs)(tRAS + tCAS) + tSR)(OPLen)$  where  $tRAS$  and  $tCAS$  are the times to set a row and column address,  $nPEs$  is the number of processor elements in a cluster,  $tSR$  is the time to transfer the stage register to the PE register file, and  $OPLen$  is the number of memory words in the operand to be loaded or stored. DRAM row change cycles may reduce this performance somewhat.

#### Memory System Operation

The operation of the memory system now is described for both memory writes and memory reads. Direct and indirect addressing are considered.

During program compilation for the parallel processor of the present invention, the loads are placed in the machine code in advance of where they appear in the computer program. Although not strictly necessary, this

- 28 -

approach improves efficiency of the parallel processor of our invention. As explained fully below, while many processor cycles are needed to complete a load transfer, parallel operations may proceed concurrently with the load transfer, provided they do not require the data being loaded. Hence, loading the data in advance of the need for the data maximizes processor efficiency.

Load and store instructions are executed concurrently with arithmetic instructions. When a load/store instruction is fetched by the ACU 20, it is queued in the transfer controller 62. The queue accommodates up to 32 load or store instructions. When a load or store instruction is pulled from the queue by transfer controller 62, it then issues controls on lines 58, 60, 64, and 66 to perform the load or store.

The E-bit 336 in each PE 200 activates that processor element for arithmetic computation. The M-bit 338 in each processor element 200 activates that processor element for load and store memory operations. Because the execution of load and store operations may be delayed by queueing action, the active set of processor elements for computation may well be different than the active set of processor elements for a load or store operation. To accommodate different active sets, a queue of M-bits is maintained in each processor element's register set 220. When the ACU fetches an instruction that conceptually changes the processor element M-bit 338, the action is delayed by recording the new value in each processor element's M-bit queue and by queueing an instruction in the transfer controller 62 load/store queue that causes the actual processor element M-bits 338 to be loaded from the appropriate queued M-bits when the queue is unloaded.

Typically whenever the programmer causes the processor element 200 to recompute the E-bit 338, the programmer also copies the E-bit to the conceptual M-bit. The ACU issues microcoded controls so that actually the E-bit gets copied to the M-bit queue in processor element

- 29 -

register 220, and subsequently that value gets loaded into the M-bit 338 when any preceding instructions in the queue are finished. The programmer can also directly compute the conceptual M-bit, and this value is also just stored  
5 in the M-bit queue as described above.

The M-bit values are computed by BLU 320 and driven via the L-bit 340 and line 348 onto the bit bus 300, then via line 233 to the processor element register set 220. The queue of M-bits is addressed via the  
10 broadcast bus 61 and the processor element register's address path 224 by microcoded sequences in transfer controller 62 using methods well known to those skilled in the art. Subsequently, the actual M-bit 338 is loaded from the processor element registers 220 via line 233, bit  
15 bus 300, path 322, BLU 320, and path 328.

In subsequent descriptions, the M-bit 338 will be referred to directly, and the action of the M-bit queue occurs implicitly. The queueing of load and store instructions coupled with queueing of changes to the M-bit  
20 permits the load and store instructions to be overlapped with PE execution, and permits E-bit computations to change the set of active processor elements without improperly changing the active set of processor elements that must participate in a given load or store  
25 instruction.

In order to prevent a load or store from occurring prematurely, the array control unit 20 includes a 256x2 bit array. Each Nth bit pair is a load tag and a store tag corresponding to the Nth byte of all of the PE  
30 register arrays (e.g. 220 of processor element 200) in the parallel processor. These implement the status signals communicated over handshaking lines 68 and 69 discussed above with reference to Figure 2. As each PE register array 220 has 256 bytes, the ACU 20 requires 256 pairs of  
35 load/store tag bits for the entire parallel processor.

The load/store tag registers act as an interlock mechanism between the conceptual processor controller 56

- 30 -

and transfer controller 62 of the ACU 20 (Figure 2). The load tag indicates when SET that the corresponding byte of PE register array 220 is being written into and should not be read at present. The store tag indicates when SET that the corresponding byte of PE register array 220 is being stored and should not be changed at present. Whenever execution of a load or store instruction is initiated, the ACU 20 sets the load or store tags for all affected PE register bytes, as appropriate. Once the load or store is completed, the tags previously set are cleared (reset).

An instruction being executed may not operate on a byte of the PE register array 220 that has one of its corresponding load/store tags in the ACU 20 set if the operation is in conflict with the tag. For example, if an ADD instruction requires an operand that is in the process of being loaded into a given byte of the PE register array 220, as indicated by its corresponding load tag in ACU 20, the ADD instruction would not be executed until the corresponding load tag in ACU 20 is cleared.

During a memory write (e.g., a store instruction) with direct addressing, all processor elements of a cluster having their M-bit (e.g., 338 of PE 200) set load data into their stage registers in parallel in one or more cycles, depending on the relative widths of the PE data bus (e.g., bus 208 of processor element 200 is 1/2 byte wide) and the stage registers (e.g., 251 of PE 200 is 1 byte wide, hence 2 cycles per byte, or 8 cycles per 32-bit word are required). During the parallel transfer, the active processor elements (M-bit set) set respective memory system grant request flags (e.g., GR bit 211 of PE 200). Using a daisy chain grant mechanism (see, e.g., see lines 362 and 364 of PE 200), the cluster transfer controller (e.g., 62 of cluster 40.00) proceeds to sequentially unload, independently of further parallel operations, each active stage register (e.g., 251 of PE 200) in turn onto the cluster memory bus (e.g., 255), generates ECC check bits in ECC logic (e.g., 270), and



- 31 -

writes the 8 bit byte and 4 check bits into the cluster memory (e.g., 260). The memory address is formed from the PE number within the cluster (e.g., 203 of PE 200) and from an address broadcast by the array control unit 20  
5 over broadcast bus 250 (see also line 248 of PE 200).

This process preferably is pipelined due to the difficulty of quickly driving off-chip cluster memory. Write pipelining is achieved by the use of clocked latches (not shown) in respectively the cluster address bus 246  
10 and the cluster data bus 255, between the cluster and the off chip cluster memory 260. During a memory write, at the first clock the address and data are latched into respectively the address bus latch and the data bus latch, and at the second clock the address and data are latched  
15 by the address controller and the ECC logic respectively.

During a memory write with indirect addressing, the bits of an address register of a processor element (e.g., exponent/address register 206 of PE 200) are taken as a partial cluster memory address, and the bits of line  
20 248 of the broadcast bus 250 are ignored. The other cluster memory address bits are provided by the PE ID element 203, or alternatively by a register (as discussed above). Because the unit of data transferred belongs to exactly one processor element and is one word in the  
25 memory, ECC check bits (e.g., bits on line 266) can be generated by the cluster ECC logic (e.g., 270) from the data obtained from the stage register (e.g., 251) without reading the cluster memory (e.g., 260).

During a memory read (e.g., a load instruction)  
30 with direct addressing, all active processor elements of a cluster (i.e., those having their M-bits set) set respective memory system grant request flags (e.g., GR bit 211 of PE 200). The cluster transfer controller (e.g., 62 of cluster 40.00) proceeds independently of further  
35 parallel operations to read each requested byte from the cluster memory (e.g., 260) into the cluster ECC logic (e.g., 270) along with the 4 check bits (e.g., data over

- 32 -

lines 262 and 264, check bits over line 266). Each cluster ECC logic (e.g., 270) uses the ECC check bits to perform error correction, writes the corrected data into the selected stage register (e.g., 251 of PE 200 over  
5 cluster data bus 255), and writes an error status into the selected error status stage register (e.g., 310 of PE 200 over cluster ERR bus 302 and cluster UNC bus 304). The memory address is formed from the PE number within the cluster (e.g., 203 of PE 200) and from an address  
10 broadcast by the array control unit 20 over broadcast bus 250 (see also line 248 of PE 200).

This process preferably is pipelined due to the difficulty of quickly driving off-chip cluster memory. Read pipelining is achieved by the use of clocked latches  
15 (not shown) in respectively the cluster address bus 246 and the cluster data bus 255, between the cluster and the off chip cluster memory 260. Data latched into the stage register 251 at time "t" must be addressed at time t-2. This is because at about time t-2, the address is latched  
20 into the address bus latch; at about time t-1, the address is latched into the address controller 240 and the cluster memory 260, and the data is latched into the data bus latch; and at about time t, the data is latched into the stage register 251.

25 During a memory read with indirect addressing, the bits of an address register in a processor element (e.g., exponent/address register 206 of PE 200) are taken as a partial cluster memory address, and the bits of line 248 of broadcast bus 250 are ignored. The other cluster  
30 memory address bits are provided by the PE ID element 203, or alternatively by a register (as discussed above). When the cluster transfer controller (e.g., 62 of cluster 40.00) is finished loading the stage registers of the active processor elements, the active processor elements  
35 transfer data from their respective stage registers (e.g., 251 of PE 200) in parallel to their respective internal data buses (e.g., bus 208 of PE 200) and then, for

- 33 -

example, to a working register (e.g., a selected register of PE register array 220). During this parallel transfer cycle, the OR of all the error status registers is formed on the cluster bit bus (e.g., 300) and returned to the 5 transfer controller (e.g., 62 of cluster 40.00).

A memory to memory move instruction operates like a load and store with the same inner and outer control loops, but the data moves from memory to stage register to memory without using any processor element 10 register sets. There are no interruptions to the normal parallel execution of the processor elements.

#### Control and Data Path Features

The cluster memory 260, which is illustrated in further detail in Figure 7, includes three page mode DRAM 15 integrated circuits 500, 502, and 504 of any suitable capacity, such as, for example, 256Kx4 bits or 1024Kx4 bits. The read or write state of cluster memory 260 is determined by line 243, which is connected to the write enable pin WE bar of each DRAM 500, 502 and 504. Bits A9- 20 A0 of each DRAM 500, 502 and 504 are addressed over line 242, which in this embodiment is implemented as a 10-bit multiplexed line that furnishes either a row or column address. The address type is identified to the DRAMs 500, 502 and 504 by separate RAS bar and CAS bar signals from 25 an on-board RAS/CAS generator 506, which are directed to, respectively, the RAS bar and CAS bar inputs of each DRAM 500, 502 and 504. RAS/CAS generator 506 is driven by an assert-RAS signal on line 250a, an assert-CAS signal on line 250b, and a refresh signal on line 250c. Lines 250a, 30 250b and 250c are part of the broadcast bus 250.

The address controller 240 is shown in further detail in Figure 8. In direct address mode, a 10-bit row or column address is present on 10-bit line 248b. In the absence of an indirect address signal on line 248c, 35 inverter 520 furnishes a direct address signal DIR to SELA of multiplexer 512, which selects bits <9:4> of line

- 34 -

248b. The direct address signal DIR also is furnished to an AND gate, which in response to the DIR signal and an EN\_ROW\_ADDR signal (if the direct address is a row address; see Figure 12) applied to the other input, furnishes a signal to SELA of multiplexer 514, which selects bits <3:0> of line 248b. If the direct address is a column address, multiplexer 514 selects the output of multiplexer 510, which absent an EN\_ROW\_ADDR signal selects the processor identification number on line 249.

10 The outputs of multiplexers 512 and 514 are latched by latches 516 and 518 at clock pulse CLK, in response to respectively a load high address signal LD\_HI\_ADDR on line 248d (applied through clocked AND gate 524), and a load low address signal LD\_LO\_ADDR on line 248e (applied through clocked AND gate 526). The 6-bit output of latch 516 and the 4-bit output of latch 518 are combined on 10-bit line 242 as bits <9:4> and <3:0> respectively. When an INDIRECT signal is present on line 248c, multiplexer 512 selects the output of multiplexer 508, and multiplexer 514 selects the output of multiplexer 510. Multiplexer 508 selects either bits <15:10> or bits <5:0> of line 247 from the cluster address bus 246, depending on the state of EN\_ROW\_ADDR. Similarly, multiplexer 510 selects either bits <9:6> of line 247 or the PE identification number on line 249, depending on the state of EN\_ROW\_ADDR. The outputs of multiplexers 512 and 514 are furnished to line 242 as described above.

The error correction logic 270, which is shown in further detail in Figure 9, is active during reads from and writes to cluster memory 260. Four check bits are communicated over line 266, in association with a byte transmitted over lines 262 and 264 in two nibbles (4-bit segments). During memory writes, these check bits are generated by the ECC logic 270 from the data byte. During memory reads, these check bits are decoded by the ECC logic 270 into an ERR bit and an UNC bit.

In the event of a write to memory 260, the 8-bit

- 35 -

data on line 272 is retained by data output latch 530 and applied to buffer 532. Buffer 532 is gated by the output of flipflop 537. The input of flipflop 537 is formed in gate 531 from the AND of signal WR and signal GRANT\_OUT, 5 the latter being applied to AND gate 531 through flipflop 533 and inverter 535. When activated, buffer 532 furnishes the data to memory 260 on lines 262 and 264, and also to data input latch 544. The 8-bit data also is selected by multiplexer 534 in response to signal WR at 10 SELA, and provided to ECC checkbit parity generator 532. The design of a suitable parity generator 532 is well known, and is described generally in H.S. Stone, "Discrete Mathematical Structures and Their Applications," Science Research Associates, Inc., Chicago, IL, 1973, which is 15 incorporated herein by reference. The 4-bit output of parity generator 536 is retained by check bit output latch 540 and passed to memory 260 on line 266 through buffer 542, in response to the output of flipflop 537. The 4-bit output of parity generator 536 also is furnished to ECC 20 detection and correction circuit 538, along with the 8-bit data from data input latch 544, and ECC circuit 538 generates an ERR-bit and an UNC-bit on lines 306 and 314 respectively. The design of a suitable ECC logic circuit 270 is well known, and is described generally in the 25 aforementioned Stone reference, and hereby is incorporated herein by reference. An alternative implementation would use five check bits to provide double bit error detection in addition to single bit error correction on 8-bit data.

In the event of a read from memory 260, the 8- 30 bit data on lines 262 and 264 is retained by the data input latch 544 and applied to the ECC circuit 538, along with the four corresponding check bits read from memory 260 and retained by latch 546. ECC circuit generates an ERR-bit and an UNC-bit on lines 306 and 314 respectively, 35 and also provides 8-bit corrected data at its output. The 8-bit data is furnished to line 272 by buffer 548, in response to signal WR bar. Signal WR bar is obtained from

- 36 -

signal WR by inverter 550.

The output of flipflop 537 is inverted by inverter 539 and furnished on line 243.

The stage register 251 and the error register 5 310 are shown in further detail in Figure 10. Data is read into the stage register 251 from the APU 201 as follows. In response to a select nibble bus signal SEL\_NIB on line 250g, multiplexers 552 and 554 select the 4-bits of nibble bus 208. In response to a load S0 signal 10 LD\_S0 on line 250i, which is applied through OR gate 556 and a clocked AND gate 558, S0 is retained by latch 560, thereby forming bits <3:0> of the 8-bit data. In response to a load S1 signal LD\_S1 on line 250h, which is applied through OR gate 562 and a clocked AND gate 564, S1 is 15 retained by latch 566, thereby forming bits <7:4> of the 8-bit data. Data is read from the stage register 251 to the APU 201 as follows. The output from S0 is furnished to the nibble bus 208 through buffer 568, in response to a S0\_DRIVE\_NIBBLE\_BUS signal. The output from S1 is 20 furnished to the nibble bus 208 through buffer 570, in response to a S1\_DRIVE\_NIBBLE\_BUS signal.

Data is read into the stage register 251 from cluster memory 260 as follows. When signal SEL\_NIB is not asserted, multiplexers 552 and 554 select respectively 25 bits <7:4> and <3:0> of line 254. When write signal WR and row signal EN\_ROW\_ADDR (see Figure 12) are not asserted, a grant request signal GOT\_GRANT applied to the input of an AND gate forms a LATCH\_READ\_DATA signal at the output of the AND gate 572. The LATCH\_READ\_DATA signal 30 propagates through read pipeline delay circuit 574, which comprises, for example, two clocked latches, and then is applied through OR gate 556 and clocked AND gate 558 to latch 560, and through OR gate 562 and clocked AND gate 564 to latch 566. Latches 566 and 560 then retain the 35 output of multiplexers 552 and 554, respectively. Data is read from the stage register 251 as follows. The 4-bit outputs of latches 560 and 566 are furnished together to

- 37 -

the 8-bit line 254 and hence to the cluster data bus 255 through buffer 576, in response to the AND of the GOT\_GRANT signal and the WR signal in AND gate 578.

The ERR-bit and the UNC-bit are read into the 5 error register 310 from respective cluster bit busses 302 and 304, and then onto the bit bus 300, as follows. The ERR-bit on line 308 is clocked through AND gate 580 to the SET input of SR flipflop 582. The UNC-bit on line 316 is clocked through AND gate 586 to the SET input of SR 10 flipflop 588. Both flipflops 582 and 588 are cleared when appropriate in response to clear error signal CLR\_ECC, applied to their respective RESET inputs through clocked AND gate 584. When desired, the outputs of flipflops 582 and 588 are furnished to the bit bus 300 by buffers 590 15 and 592 respectively, in response to signals ERR\_DRIVE\_BIT\_BUS and UNC\_DRIVE\_BIT\_BUS respectively.

The exponent/address register 206 in its function as an address register is shown in further detail in Figure 11. The exponent/address register 206 comprises 20 four 4-bit shift registers/incrementors 600, 602, 604 and 606. In response to a shift signal SHIFT originating on line 250m and applied through clocked AND gate 608, each shift register 600, 602, 604 and 606 data is latched and shifted. After four such cycles, the exponent/address 25 register 206 contains a full 16-bit address, with shift register 600 having bits <15:12>, shift register 602 having <11:8>, shift register 604 having <7:4>, and shift register 606 having <3:0>. The 16-bit address is provided on line 244 by buffer 610, in response to the GOT\_GRANT 30 signal. In addition, the processor element identification number is provided on line 245 by buffer 612, in response to the GOT\_GRANT signal. As previously noted, the PE\_ID number may be fixed or computed locally in the processor element. The address stored in exponent/address register 35 206 also may be incremented in response to an INC signal applied to the increment input of each shift register 600, 602, 604 and 606 through clocked AND gate 614.

- 38 -

The GOT\_GRANT signal originates in the grant request circuit, which is shown in further detail in Figure 12. The M-bit 338 is copied into the GR-bit flipflop 616 in response to a load grant bit signal LD\_GR 5 on line 2500, applied to the flipflop 616 through clocked AND gate 618. Then, when a GRANT\_IN signal occurs, AND gate 620 sets flipflop 622, thereby generating the GOT\_GRANT signal. In addition, the output of the AND gate 620 drives the reset of flipflop 616 through clocked AND 10 gate 624 and resets flipflop 616, provided neither a LD\_GR signal nor a ROW signal is asserted. The reset output of flipflop 616 also resets flipflop 622 one cycle later through AND gate 620, and generates a GRANT\_OUT signal through inverter 617 and AND gate 619, to which the 15 GRANT\_IN signal also is applied. For purposes of pipelining, signal row is delayed by flipflop 625 and furnished to other circuits as signal EN\_ROW\_ADDR.

The circuitry associated with the M-bit 338 is shown in further detail in Figure 13. The E-bit 336 is 20 represented at the output of flipflop 624, and the M-bit 338 is represented at the output of flipflop 626. Flipflops 624 and 626 are set/reset in accordance with the state of line 328 from BLU 320, in response to respective signals LD\_EBIT and LD\_MBIT applied through clocked AND 25 gates. The output of flipflop 624 (E-bit 336) is furnished to flag bus 324 through buffer 632, in response to signal DRIVE\_EBIT\_FLAG\_BUS, and is furnished to bit bus 300 through buffer 634, in response to signal DRIVE\_EBIT\_BIT\_BUS. The output of flipflop 626 (M-bit 30 338) is furnished to flag bus 324 through buffer 636, in response to signal DRIVE\_MBIT\_FLAG\_BUS, and is furnished to bit bus 300 through buffer 638, in response to signal DRIVE\_MBIT\_BIT\_BUS. The output of flipflop 626 also is furnished to grant request circuit 211 over line 360. 35 Either E-bit 336 or M-bit 338 is selected through multiplexer 640 to enable the processor element 200, depending on whether signal EN-EBIT is asserted.



- 39 -

The PE registers 220 and PE register array controller 228 are shown in further detail in Figure 14. PE registers 220 comprises four conventional 512x1 bit SRAM memory circuits on chip, which are addressed over 9-5 bit address line 225 carrying bits <10:2> of PREG\_ADR.

A memory write from nibble bus 208 is made when signal NIB\_WE is asserted on line 250q, in accordance with which multiplexers 652, 654, 656 and 658 select bits <3>, <2>, <1> and <0> respectively of nibble bus 208 and 10 furnish them to the data-in ("DI") inputs of SRAMs 642, 644, 646 and 648 respectively. At the same time, signal NIB\_WE propagates to the write-enable ("WE") inputs of SRAMs 642, 644, 646 and 648 through OR gates 662, 664, 666 and 668 respectively. A memory write from bit bus 300 is 15 made when signal BIT\_WE is asserted on line 250r. As signal NIB\_WE is not asserted, multiplexers 652, 654, 656 and 658 select the bit bus 300 and furnishes the bit to the data-in ("DI") inputs of SRAMs 642, 644, 646 and 648 respectively. Signal BIT\_WE is applied to AND gate group 20 670, where it is ANDed with each of the four output lines of decoder 660 which receives as its input bits <1:0> of PREG\_ADR over line 226. In accordance with the output of decoder 660, signal BIT\_WE propagates to one of the write-enable ("WE") inputs of SRAMs 642, 644, 646 or 648 through 25 one of the OR gates 662, 664, 666 or 668 respectively.

A memory read to nibble bus 208 is made when signal PREG\_DRIVE\_NIB\_BUS is asserted on line 250s, in accordance with which buffers 672, 674, 676 and 678 drive the data out ("DO") outputs of SRAMs 642, 644, 646 and 648 30 onto the nibble bus 208 as bits <3>, <2>, <1> and <0> respectively. A memory read to the bit bus 300 is made when signal PREG\_DRIVE\_BIT\_BUS is asserted on line 250t. Signal PREG\_DRIVE\_BIT\_BUS is applied to AND gate group 680, where it is ANDed with each of the four output lines 35 of decoder 660 which receives as its input bits <1:0> of PREG\_ADR over line 226. In accordance with the output of decoder 660, signal PREG\_DRIVE\_BIT\_BUS propagates to one

- 40 -

of the buffers 682, 684, 686 or 688, which drives the data out ("DO") output of the selected SRAM 642, 644, 646 or 648 onto the bit bus 300.

The OR tree latch 370 is shown in further detail 5 in Figure 15. To latch a full nibble from nibble bus 208 out to the OR tree 372, a load signal LD\_ORTREE\_NIBBLE\_BUS is asserted on line 250u. Signal LD\_ORTREE\_NIBBLE\_BUS is applied to flipflops 692, 694, and 696 through clocked AND gate 700, and to flipflop 698 through OR gate 702 and 10 clocked AND gate 704. Signal LD\_ORTREE\_NIBBLE\_BUS also is applied to multiplexer 690, which selects bit <0> of the nibble bus 208 and provides it to flipflop 698. In response to signal LD\_ORTREE\_NIBBLE\_BUS, flipflops 692, 694, 696 and 698 provide bits <3>, <2>, <1> and <0> 15 respectively as ORTREE\_OUT. To latch a single bit from bit bus 300, a load signal LD\_ORTREE\_LSB\_BIT\_BUS is asserted on line 250v. Signal LD\_ORTREE\_LSB\_BIT\_BUS is applied to delay flipflop 698 through OR gate 702 and clocked AND gate 704. As signal LD\_ORTREE\_NIBBLE\_BUS is 20 not asserted, multiplexer 690 selects bit bus 300, and flipflop 698 responds to signal LD\_ORTREE\_LSB\_BIT\_BUS to provide the bit bus state on bit <0> of ORTREE\_OUT.

While our invention has been described with respect to the embodiments set forth above, other 25 embodiments and variations not described herein are within the scope of my invention. For example, our invention should not be limited to any specific word size, memory size, number of DRAMs in cluster memory, or address size. Nor should our invention be limited to any particular 30 number of clusters, or number of processor elements per cluster. Accordingly, other embodiments and variations not described herein are to be considered within the scope of my invention as defined by the following claims.

- 41 -

## WHAT IS CLAIMED IS:

1. A data transfer system for a parallel processor including at least one cluster having a plurality of processor elements with respective enable  
5 flags, comprising:
  - a plurality of memory flags, each associated with a respective processor element;
  - a memory;
  - a data bus connected to said memory;
  - 10 a plurality of data registers, each associated with a respective one of said processor elements and having one port connected thereto and another port connected to said data bus; and
  - 15 a plurality of grant request flags interconnected in a polling network, each of said grant request flags being associated with a respective one of said processor elements and responsive to a signal on said polling network and the state of the associated memory flag for  
20 determining an I/O operation between the associated data register and said memory.
2. A system as in claim 1, further comprising:
  - an address bus connected to said memory;
  - 25 and
  - a plurality of address registers, each associated with a respective one of said processor elements and having one port connected thereto and another port connected to said  
30 address bus;
  - wherein each of said grant request flags is responsive to said polling network and the state of the associated memory flag for determining an  
35 I/O operation between the associated data register and said memory in accordance with the contents of the associated address register.

- 42 -

3. A system as in claim 1, further comprising:  
an address bus connected to said memory and  
having a first subset of lines thereof connected to an  
array control unit of said parallel processor,

5 a plurality of processor element identification  
registers, each associated with a respective one of said  
processor elements and connected to a second subset of  
lines of said address bus;

wherein each of said grant request flags is  
10 responsive to said polling network and the state of the  
associated memory flag for determining an I/O operation  
between the associated data register and said memory in  
accordance with the contents of the first and second  
subsets of lines of said address bus.

15 4. A system as in claim 1, further comprising:  
an error bus connected to said memory; and  
a plurality of error registers, each  
associated with a respective one of said  
processor elements and having one port connected  
20 thereto and another port connected to said error  
bus;

wherein each of said grant request flags is  
responsive to said polling network and the state  
of the associated memory flag for determining an  
25 I/O operation between the associated error  
register and said memory.

5. A data transfer system for a parallel  
processor having a plurality of processor elements  
arranged in a cluster, comprising:

30 a data bus connected to each of said  
processor elements, said data bus having a  
preselected width;

an error bus connected to each of said  
processor elements, said error bus having a  
35 preselected width;

- 43 -

a memory, each word thereof having a width equal to the sum of the width of said data bus and said error bus; and

an address bus;

5            wherein said memory is responsive to an enable signal for performing an I/O operation on said data bus and said error bus in accordance with the contents of said address bus.

6.    A system as in claim 5, wherein said  
10 address bus is connected to each of said processor elements in said cluster.

7.    A system as in claim 5, wherein said address bus is connected to an array control unit of said parallel processor.

15           8.    A system as in claim 5, wherein said address bus comprises an identification bus connected to each of said processor elements in said cluster, and an ACU bus connected to an array control unit of said parallel processor.

20           9.    A method for transferring data in a parallel processor, comprising the steps of:

          providing a common data bus between a cluster of processor elements and a memory;

25           evaluating respective memory flags of said processor elements in parallel;

          furnishing the values of said memory flags to respective grant request flags; and

30           applying a polling signal to a selected one of said grant request flags, said selected grant request flag being responsive to the value of its respective memory flag and to said polling signal for determining an I/O operation between a data register associated with said selected grant

- 44 -

request flag and said memory over said common data bus.

10. A method as in claim 9, further comprising the step of providing an address from an address register  
5 associated with said selected grant request flag to said memory over a common address bus connected to said memory, said selected grant request flag being responsive to the value of its respective memory flag and to said polling signal for determining an I/O operation between a data  
10 register associated with said selected grant request flag and said memory over said common data bus in accordance with said provided address.

11. A method as in claim 9, further comprising the step of providing an address from a processor control  
15 unit to said memory over a broadcast bus, said selected grant request flag being responsive to the value of its respective memory flag and to said polling signal for determining an I/O operation between a data register associated with said selected grant request flag and said  
20 memory over said common data bus in accordance with said provided address.

12. A method of accessing memory locations in the memory system of a parallel processor, comprising the steps of:  
25 associating a memory with a cluster of N processor elements;  
selecting an area of memory having N contiguous memory locations within said selected memory area in accordance with a partial address; and  
30 selecting one of said N contiguous memory locations in accordance with a processor element identification.

13. A method as in claim 12, wherein said

- 45 -

clustered processor elements are disposed on a first integrated circuit and said memory is dynamic random access memory disposed on a second integrated circuit, said first and second integrated circuits being disposed  
5 on a common printed circuit board.

14. A method as in claim 13, wherein said memory is operated in page mode.

15. A method as in claim 13, further comprising the steps of:

- 10 associating a second memory with a second cluster of N additional processor elements;  
selecting an area of said second memory having N contiguous memory locations within said selected second memory area in accordance with said partial address; and  
15 selecting one of said N contiguous second memory locations in accordance with a second processor element identification.

16. A method as in claim 15, wherein said second clustered processor elements are disposed on a  
20 third integrated circuit, said memory is dynamic random access memory disposed on a fourth integrated circuit, and said third and fourth integrated circuits are disposed on a second common printed circuit board.

17. A method as in claim 16, wherein said  
25 second memory is page mode memory.

18. A method as in claim 12, wherein said memory is provided with an address port, said partial address being furnished to the most significant bits of said memory address port to select said memory area, and  
30 said processor element identification being furnished to the least significant bits of said memory address port to select one of said N contiguous memory locations.

- 46 -

19. A method for performing a memory write operation in a parallel processor memory system that includes a processor controller, a transfer controller, a plurality of processor elements, and a memory, each of  
5 said processor elements having a processor, said method comprising the steps of:

- providing stage registers in said processor elements, said stage registers being respectively coupled to said processors;
- 10 arranging said plurality of processor elements in a cluster, said memory being associated with said cluster;
- selecting a subset of said processor elements;
- placing said processor controller in an  
15 interrupted state;
- transferring data in parallel from the processors of said selected processor elements to the stage registers of said selected processor elements while said processor controller is in said interrupted state;
- 20 placing said processor controller in a non-interrupted state following the completion of said processor-to-stage register data transferring step;
- placing said transfer controller in a memory busy state;
- 25 transferring data serially from the stage registers of said selected processor elements to said memory following the completion of said processor-to-stage register data transferring step; and
- placing said transfer controller in a non-memory  
30 busy state following the completion of said stage register-to-memory data transferring step.

20. A method as in claim 19, wherein said subset is all of said processor elements.

21. A method as in claim 19, wherein said  
35 subset is less than all of said processor elements.



- 47 -

22. A method for performing a memory read operation in a parallel processor memory system that includes a processor controller, a transfer controller, a plurality of processor elements, and a memory, each of  
5 said processor elements having a processor, said method comprising the steps of:

- providing stage registers in said processor elements, said stage registers being respectively coupled to said processors;
- 10 arranging said plurality of processor elements in a cluster, said memory being associated with said cluster;
- selecting a subset of said processor elements;
- placing said transfer controller in a memory  
15 busy state;
- transferring data serially from said memory to the stage registers of said selected processor elements to said memory;
- placing said transfer controller in a non-memory  
20 busy state following the completion of said memory-to-stage register data transferring step;
- placing said processor controller in an interrupted state;
- transferring data in parallel from the stage  
25 registers of said selected processor elements to the processors of said selected processor elements while said processor controller is in said interrupted state; and
- placing said processor controller in a non-interrupted state following the completion of said stage  
30 register-to-processor data transferring step.

23. A method as in claim 19, wherein said subset is all of said processor elements.

24. A method as in claim 19, wherein said subset is less than all of said processor elements.

- 48 -

25. A parallel processor comprising:  
a first cluster of processor elements having  
respective address registers and respective stage  
registers;  
5 a first memory having an address port connected  
to the address registers of said first cluster by a first  
address bus, and a data port connected to the stage  
registers of said first cluster by a first data bus;  
a second cluster of processor elements having  
10 respective address registers and respective stage  
registers; and  
a second memory having an address port connected  
to the address registers of said second cluster by a  
second address bus, and a data port connected to the stage  
15 registers of said second cluster by a second data bus;  
wherein said stage registers are adapted to  
selectively participate in a parallel data transfer  
operation with said respective processor elements;  
wherein the stage registers of said first  
20 cluster are adapted to selectively discretely participate  
in data transfer operations with said first memory; and  
wherein the stage registers of said second  
cluster are adapted to selectively discretely participate  
in data transfer operations with said second memory.

25 26. A parallel processor as in claim 25,  
wherein:  
said processor elements comprise respective  
processor element data buses; and  
said stage registers are respectively connected  
30 to said processor element data buses.

27. A parallel processor as in claim 26,  
wherein:  
said first and second data buses are N bits  
wide;  
35 said stage registers are N bits wide; and

- 49 -

said processor element data buses are  $N/2$  bits wide.

28. A parallel processor as in claim 25 wherein said processor elements comprise respective ERR registers 5 and UNC registers, further comprising:

a first ERR bus connected to the ERR registers of said first cluster;

a first UNC bus connected to the UNC registers of said first cluster;

10 a first error correction code circuit disposed between the data port of said first memory and said first data bus, said first ERR bus, and said first UNC bus;

a second ERR bus connected to the ERR registers of said second cluster;

15 a second UNC bus connected to the UNC registers of said second cluster; and

a second error correction code circuit disposed between the data port of said second memory and said second data bus, said second ERR bus, and said second UNC  
20 bus.

29. A parallel processor as in claim 28, wherein:

said first error correction code circuit includes a check bit port connected to said first memory,  
25 a data port associated with the check bit port of said first error correction code circuit connected to said first memory, an ERR port connected to said first ERR bus, a UNC port connected to said first UNC bus, and a data port associated with the ERR and UNC ports of said first  
30 error correction code circuit connected to said first data bus; and

said second error correction code circuit includes a check bit port connected to said second memory, a data port associated with the check bit port of said  
35 second error correction code circuit connected to said

- 50 -

second memory, an ERR port connected to said second ERR bus, a UNC port connected to said second UNC bus, and a data port associated with the ERR and UNC ports of said second error correction code circuit connected to said  
5 second data bus.

30. A parallel processor as in claim 25:  
wherein the processor elements of said first cluster further comprise respective M flags for respectively indicating whether the stage registers of  
10 said first cluster participate in data transfer operations with said first memory; and  
wherein the processor elements of said second cluster further comprise respective M flags for respectively indicating whether the stage registers of  
15 said second cluster participate in data transfer operations with said second memory.

31. A parallel processor as in claim 30,  
further comprising an OR-tree responsive to said M flags for determining the maximum of (a) the number of stage  
20 registers of said first cluster indicated to participate in data transfer operations with said first memory, and  
(b) the number of stage registers of said second cluster indicated to participate in data transfer operations with said second memory.

25 32. A parallel processor as in claim 30 wherein said processor elements further comprise respective E flags for respectively activating said processor elements for arithmetic computation.

33. A parallel processor as in claim 30  
30 wherein:  
said processor elements further comprise respective grant request flags;  
said first cluster further comprises a first

- 51 -

polling system responsive to the states of the grant request flags of said first cluster for selecting a processor element of said first cluster to participate in a first memory transfer operation; and

- 5           said second cluster further comprises a second polling system responsive to the states of the grant request flags of said second cluster for selecting a processor element of said second cluster to participate in a second memory transfer operation, said first and second  
10 memory transfer operations occurring substantially contemporaneously.

34. A parallel processor as in claim 33, wherein said first and second polling systems are daisy chains.

- 15           35. A parallel processor as in claim 33, wherein said first and second polling systems are round robin systems.

36. A method for controlling memory transfer operations in a parallel processor having a cluster of  
20 processor elements, comprising the steps of:  
          associating a cluster memory with said cluster;  
          selecting a subset of processor elements from said cluster of processor elements to participate in a first cluster memory data transfer operation; and  
25           sequentially transferring data between said memory and individual processor elements selected from said subset of processor elements.

37. A method as in claim 36:  
          wherein said processor elements include  
30 respective associated first and second flags;  
          wherein said processor element subset selecting step comprises the steps of:  
          setting the first flags of the processor

- 52 -

elements of said selected subset, the first flags of the processor elements outside of said selected set being reset; and

5 establishing the state of said second flags to correspond to the state of the first flags respectively associated therewith; and wherein said data transferring step comprises the steps of:

10 (a) identifying a processor element of said selected subset having its respective one of said second flags set;

(b) transferring data between said identified processor element and said cluster memory;

15 (c) resetting the second flag of said identified processor element; and

(d) repeating steps (a)-(c) until all of said second flags are reset.

38. A method as in claim 37, wherein said  
20 processor element identifying step comprises the step of daisy chain interrogation of the second flag of said identified processor element.

39. A method as in claim 36, wherein the size of said subset of processor elements is one.

25 40. A processor element for a parallel processor having a plurality of substantially similar processor elements, a processor controller, a transfer controller, and memory, said processor element comprising an arithmetic processing unit having:

30 an internal multi-bit bus;  
an arithmetic logic unit connected to said internal bus;

a register set connected to said internal bus and said arithmetic logic unit;

- 53 -

an internal bit bus;

Boolean logic unit connected to said bit bus;

and

an E flag connected to said bit bus.

5           41. A parallel processor as in claim 25  
wherein:

the address registers of said processor elements  
comprise respective processor element address segments and  
respective processor element identification segments;

10           said first address bus comprises a processor  
element address segment bus connected to the processor  
element address segments of the address registers of said  
first cluster, and a processor element identification  
segment bus connected to the processor element  
15 identification segments of the address registers of said  
first cluster; and

            said second address bus comprises a processor  
element address segment bus connected to the processor  
element address segments of the address registers of said  
20 second cluster, and a processor element identification  
segment bus connected to the processor element  
identification segments of the address registers of said  
second cluster;

said parallel processor further comprising:

25           a first address controller disposed between the  
address port of said first memory and said first address  
bus;

            a second address controller disposed between the  
address port of said second memory and said second address  
30 bus;

an array control unit; and

a broadcast bus connecting said array control  
unit to said first and second address controllers;

wherein said first address controller controllably  
35 connects the address port of said first memory to a  
selected one of the processor element address segment bus

- 54 -

of said first address bus and said broadcast bus, and said second address controller controllably connects the address port of said second memory to a selected one of the processor element address segment bus of said second address bus and said broadcast bus.

42. A parallel processor as in claim 41 wherein said address registers are exponent registers.

43. A parallel processor as in claim 41 wherein said address registers are dedicated registers.

10           44. A method as in claim 36 wherein each of said processor elements in said subset furnishes a partial address and a processor element identification value, further comprising the step of sequentially furnishing the partial addresses and the processor element identification  
15 values of the respective processor elements to said memory, said sequential data transferring step being executed in synchronization therewith.

45. A method as in claim 44 wherein said memory is interleaved among said processor elements.

20           46. A method as in claim 44, wherein the processor element identification values of said processor elements are uniquely determined in accordance with the respective processor elements.

47. A method as in claim 44, wherein the  
25 processor element identification values of said processor elements are controllably determined.

48. A method as in claim 36 wherein each of said processor elements in said subset furnishes a processor element identification value, further comprising  
30 the steps of:



- 55 -

furnishing a partial address to said memory; and sequentially furnishing the processor element identification values of the respective processor elements to said memory, said sequential data transferring step 5 being executed in synchronization therewith.

49. A method as in claim 48 wherein said memory is interleaved among said processor elements.

50. A method as in claim 48, wherein the processor element identification values of said processor 10 elements are uniquely determined in accordance with the respective processor elements.

51. A method as in claim 48, wherein the processor element identification values of said processor elements are controllably determined.

15 52. A method as in claim 36:  
wherein each of said processor elements in said subset furnishes a partial address and a processor element identification value; and

wherein an array control unit furnishes a 20 partial address;

said data transferring step further comprising the step of addressing said memory in a mode selected from direct and indirect addressing modes, wherein;

said direct addressing mode includes the steps 25 of furnishing a partial address to said memory and sequentially furnishing the processor element identification values of the respective processor elements to said memory, said sequential data transferring step being executed in synchronization therewith; and

30 said indirect addressing mode includes the step of sequentially furnishing the partial addresses and the processor element identification values of the respective processor elements to said memory, said sequential data

- 56 -

transferring step being executed in synchronization therewith.

53. A method as in claim 52 wherein said memory is interleaved among said processor elements.

5 54. A method as in claim 52, wherein the processor element identification values of said processor elements are uniquely determined in accordance with the respective processor elements.

55. A method as in claim 52, wherein the  
10 processor element identification values of said processor elements are controllably determined.

56. A memory system as in claim 1, wherein each of said processor elements has associated therewith an enable flag bit corresponding to a respective one of said  
15 enable flags, and a memory flag bit corresponding to a respective one of said memory flags.

57. A memory system as in claim 56, wherein said enable flag bit and said memory flag bit are different bits.

20 58. A memory system as in claim 56, wherein said enable flag bit and said memory flag bit are the same bit.

59. In a parallel processor partitioned into a plurality of clusters, a cluster comprising:  
25 a plurality of processors, each having associated therewith a stage register and a memory transfer enable flag;  
a cluster memory;  
a cluster data bus interconnecting said cluster  
30 memory and the stage registers of said processors; and

- 57 -

a cluster address bus;

wherein said cluster data bus supports a data transfer operation between the stage register of one of said processors selected in accordance with the states of  
5 said memory transfer enable flags, and a word of said cluster memory selected in accordance with the contents of said cluster address bus.

60. A cluster as in claim 59, wherein said cluster address bus interconnects said cluster memory and  
10 said processors.

61. A cluster as in claim 60, wherein each of said processors has associated therewith an address register, said cluster address bus interconnecting said cluster memory and the address registers of said  
15 processors.

62. A parallel processor as in claim 31 wherein said processor elements comprise respective ERR registers and UNC registers, and wherein said OR-tree is further responsive to said ERR registers and UNC registers.

20 63. A processor element as in claim 40 further comprising a M flag connected to said bit bus.

64. A processor element as in claim 63 further comprising an internal flag bus connected to said Boolean logic unit, said E flag being connected to said flag bus  
25 and said M flag being connected to said flag bus.

65. A method for controlling data transfer operations in a parallel processor having a plurality of processor elements having respective register arrays and an data device, comprising the steps of:  
30 associating a data-in/data-out tag pair with registers of said register array having the same relative

- 58 -

array location;

upon the initiation of a data transfer operation,  
setting one of the data-in and data-out tags of a tag pair  
associated with registers having the same relative array  
5 location, at least one of which is participating in said  
data transfer operation; and

upon the completion of a data transfer operation,  
resetting said set one of the data-in and data-out tags;  
wherein instructions requiring an operand  
10 involved in said data transfer operation are suspended in  
accordance with a set state of said data-in and data-out  
tags.

66. A method as in claim 65, wherein said data  
device is a memory, and said data-in and data-out tags are  
15 memory load/store tags.


67. In a parallel processor partitioned into a  
plurality of clusters, a cluster comprising:  
a plurality of processors, each having associated  
therewith a data register and a data transfer enable flag;  
20 a data interface circuit; and  
a cluster data bus interconnecting said data  
interface circuit and the data registers of said  
processors;

wherein said cluster data bus supports a data  
25 transfer operation between the data register of one of  
said processors selected in accordance with the states of  
said data transfer enable flags and said data interface  
circuit.


68. A parallel processor as in claim 67 wherein  
30 said cluster further comprises a cluster address bus,  
wherein said data transfer operation is between said  
selected data register and said data interface circuit in  
accordance with the contents of said cluster address bus.

- 59 -


69. A parallel processor as in claim 68 wherein said data interface circuit comprises memory transceiver circuits, and wherein said cluster address bus is adapted for driving a memory.

**FIG. 1**

2/17





**FIG. 2**

**FIG. 3**




4/17





6/17

**FIG. 6**

7/17






FIG. 7

8/17


**FIG. 8**



**FIG. 9**

10/17

**FIG. 10**



S1\_DRIVE  
NIBBLE\_BUS

S0\_DRIVE  
NIBBLE\_BUS

SEL\_NIB

LD\_S1


LD\_S0

ERR\_DRIVE\_  
BIT\_BUS

CLR\_ECC


UNC\_DRIVE\_  
BIT\_BUS

**FIG. 10A**

11/17  
FIG. 10B




12/17




**FIG. 11**

13/17

**FIG. 12**

14/17

**FIG. 13**






FIG. 14




16/17



**FIG. 16**

# INTERNATIONAL SEARCH REPORT

International Application No PCT/US91/00078

<b>I. CLASSIFICATION OF SUBJECT MATTER</b> (If several classification symbols apply, indicate all) <sup>3</sup> According to International Patent Classification (IPC) or to both National Classification and IPC IPC(5): G06F 15/409, 13/378, 15/16 U.S. CL.: 364/200																										
<b>II. FIELDS SEARCHED</b> <div style="text-align: center; border: 1px solid black; padding: 2px;">Minimum Documentation Searched <sup>4</sup></div> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <th style="width: 20%;">Classification System</th> <th style="width: 80%;">Classification Symbols</th> </tr> <tr> <td style="padding: 5px;">U.S. CL.</td> <td style="padding: 5px;">364/200,900 (MSFILE)</td> </tr> </table> <div style="text-align: center; border: 1px solid black; padding: 2px;">Documentation Searched other than Minimum Documentation to the Extent that such Documents are Included in the Fields Searched <sup>5</sup></div>			Classification System	Classification Symbols	U.S. CL.	364/200,900 (MSFILE)																				
Classification System	Classification Symbols																									
U.S. CL.	364/200,900 (MSFILE)																									
<b>III. DOCUMENTS CONSIDERED TO BE RELEVANT</b> <sup>14</sup> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <th style="width: 10%;">Category <sup>6</sup></th> <th style="width: 60%;">Citation of Document, <sup>10</sup> with indication, where appropriate, of the relevant passages <sup>17</sup></th> <th style="width: 30%;">Relevant to Claim No. <sup>18</sup></th> </tr> <tr> <td style="text-align: center; vertical-align: top;">Y</td> <td style="vertical-align: top;">US, A, 4,873,626 (GIFFORD) 10 October 1989, See entire document.</td> <td style="text-align: center; vertical-align: top;">1-69</td> </tr> <tr> <td style="text-align: center; vertical-align: top;">Y</td> <td style="vertical-align: top;">US, A, 4,852,048 (MORTON) 25 July 1989, See figs. 1,2,8 and col. 9, line 5- col. 16, line 45).</td> <td style="text-align: center; vertical-align: top;">1-69</td> </tr> <tr> <td style="text-align: center; vertical-align: top;">Y</td> <td style="vertical-align: top;">US, A, 3,863,233 (EDDY) 01 January 1975, See fig. 9.</td> <td style="text-align: center; vertical-align: top;">31,62</td> </tr> <tr> <td style="text-align: center; vertical-align: top;">Y</td> <td style="vertical-align: top;">US, A, 4,791,641 (HILLIS) 13 December 1988, See entire document.</td> <td style="text-align: center; vertical-align: top;">4,5,28,29,32 40,64</td> </tr> <tr> <td style="text-align: center; vertical-align: top;">Y</td> <td style="vertical-align: top;">US, A, 4,709,327 (HILLIS) 24 November 1988, See fig. 7,11 and col. 17, line 65-col. 23, lines 52.</td> <td style="text-align: center; vertical-align: top;">1-3,6-11,30- 40, 56-59, 64,67</td> </tr> <tr> <td style="text-align: center; vertical-align: top;">A</td> <td style="vertical-align: top;">US, A, 4,783,738 (LI) 08 November 1988, See col. 5, line 1-col. 2, line 68).</td> <td style="text-align: center; vertical-align: top;">1-69</td> </tr> <tr> <td style="text-align: center; vertical-align: top;">A</td> <td style="vertical-align: top;">US, A, 4,827,403 (STEELE, JR. ET AL.) 02 May 1989, See figs. 30,31,40-42, col. 6, line 19).</td> <td style="text-align: center; vertical-align: top;">1-3,6-11,30- 40 56-59, 64, 67</td> </tr> </table>			Category <sup>6</sup>	Citation of Document, <sup>10</sup> with indication, where appropriate, of the relevant passages <sup>17</sup>	Relevant to Claim No. <sup>18</sup>	Y	US, A, 4,873,626 (GIFFORD) 10 October 1989, See entire document.	1-69	Y	US, A, 4,852,048 (MORTON) 25 July 1989, See figs. 1,2,8 and col. 9, line 5- col. 16, line 45).	1-69	Y	US, A, 3,863,233 (EDDY) 01 January 1975, See fig. 9.	31,62	Y	US, A, 4,791,641 (HILLIS) 13 December 1988, See entire document.	4,5,28,29,32 40,64	Y	US, A, 4,709,327 (HILLIS) 24 November 1988, See fig. 7,11 and col. 17, line 65-col. 23, lines 52.	1-3,6-11,30- 40, 56-59, 64,67	A	US, A, 4,783,738 (LI) 08 November 1988, See col. 5, line 1-col. 2, line 68).	1-69	A	US, A, 4,827,403 (STEELE, JR. ET AL.) 02 May 1989, See figs. 30,31,40-42, col. 6, line 19).	1-3,6-11,30- 40 56-59, 64, 67
Category <sup>6</sup>	Citation of Document, <sup>10</sup> with indication, where appropriate, of the relevant passages <sup>17</sup>	Relevant to Claim No. <sup>18</sup>																								
Y	US, A, 4,873,626 (GIFFORD) 10 October 1989, See entire document.	1-69																								
Y	US, A, 4,852,048 (MORTON) 25 July 1989, See figs. 1,2,8 and col. 9, line 5- col. 16, line 45).	1-69																								
Y	US, A, 3,863,233 (EDDY) 01 January 1975, See fig. 9.	31,62																								
Y	US, A, 4,791,641 (HILLIS) 13 December 1988, See entire document.	4,5,28,29,32 40,64																								
Y	US, A, 4,709,327 (HILLIS) 24 November 1988, See fig. 7,11 and col. 17, line 65-col. 23, lines 52.	1-3,6-11,30- 40, 56-59, 64,67																								
A	US, A, 4,783,738 (LI) 08 November 1988, See col. 5, line 1-col. 2, line 68).	1-69																								
A	US, A, 4,827,403 (STEELE, JR. ET AL.) 02 May 1989, See figs. 30,31,40-42, col. 6, line 19).	1-3,6-11,30- 40 56-59, 64, 67																								
<div style="display: flex; justify-content: space-between;"> <div style="width: 45%;"> <p><sup>15</sup> Special categories of cited documents:</p> <p>"A" document defining the general state of the art which is not considered to be of particular relevance</p> <p>"E" earlier document but published on or after the international filing date</p> <p>"L" document which may throw doubts on priority claim(s) or which is cited to establish the publication date of another citation or other special reason (as specified)</p> <p>"O" document referring to an oral disclosure, use, exhibition or other means</p> <p>"P" document published prior to the international filing date but later than the priority date claimed</p> </div> <div style="width: 45%;"> <p>"T" later document published after the international filing date or priority date and not in conflict with the application but cited to understand the principle or theory underlying the invention</p> <p>"X" document of particular relevance; the claimed invention cannot be considered novel or cannot be considered to involve an inventive step</p> <p>"Y" document of particular relevance; the claimed invention cannot be considered to involve an inventive step when the document is combined with one or more other such documents, such combination being obvious to a person skilled in the art.</p> <p>"&amp;" document member of the same patent family</p> </div> </div>																										
<b>IV. CERTIFICATION</b> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 50%; padding: 5px;">           Date of the Actual Completion of the International Search <sup>1</sup>  <div style="text-align: center;">15 APRIL 1991</div> </td> <td style="width: 50%; padding: 5px;">           Date of Mailing of this International Search Report <sup>2</sup>  <div style="text-align: center;">23 MAY 1991</div> </td> </tr> <tr> <td style="width: 50%; padding: 5px;">           International Searching Authority <sup>1</sup>  <div style="text-align: center;">ISA/US</div> </td> <td style="width: 50%; padding: 5px;">           Signature of Authorized Officer <sup>20</sup>  <div style="text-align: center;">               ERIC COLEMAN           </div> </td> </tr> </table>			Date of the Actual Completion of the International Search <sup>1</sup> <div style="text-align: center;">15 APRIL 1991</div>	Date of Mailing of this International Search Report <sup>2</sup> <div style="text-align: center;">23 MAY 1991</div>	International Searching Authority <sup>1</sup> <div style="text-align: center;">ISA/US</div>	Signature of Authorized Officer <sup>20</sup> <div style="text-align: center;">               ERIC COLEMAN           </div>																				
Date of the Actual Completion of the International Search <sup>1</sup> <div style="text-align: center;">15 APRIL 1991</div>	Date of Mailing of this International Search Report <sup>2</sup> <div style="text-align: center;">23 MAY 1991</div>																									
International Searching Authority <sup>1</sup> <div style="text-align: center;">ISA/US</div>	Signature of Authorized Officer <sup>20</sup> <div style="text-align: center;">               ERIC COLEMAN           </div>																									

## FURTHER INFORMATION CONTINUED FROM THE SECOND SHEET

V. ☐ OBSERVATIONS WHERE CERTAIN CLAIMS WERE FOUND UNSEARCHABLE<sup>1</sup>

This International search report has not been established in respect of certain claims under Article 17(2) (a) for the following reasons:

1. ☐ Claim numbers \_\_\_\_\_, because they relate to subject matter<sup>2</sup> not required to be searched by this Authority, namely:
  
2. ☐ Claim numbers \_\_\_\_\_, because they relate to parts of the international application that do not comply with the prescribed requirements to such an extent that no meaningful international search can be carried out<sup>3</sup>, specifically:
  
3. ☐ Claim numbers \_\_\_\_\_, because they are dependent claims not drafted in accordance with the second and third sentences of PCT Rule 6.4(a).

VI. ☒ OBSERVATIONS WHERE UNITY OF INVENTION IS LACKING<sup>2</sup>

This International Searching Authority found multiple inventions in this International application as follows:

- I. Claims 1-11, 19-39, 41-62, 65, 66<sup>67-69</sup> drawn to a data transfer system for a parallel processor.
- II. Claims 12-18, 65, 66 drawn to a method for memory area access.
- III. Claims 40, 63, 64 drawn to parallel processing system comprising arithmetic logic unit and boolean logic units.

1. ☒ As all required additional search fees were timely paid by the applicant, this international search report covers all searchable claims of the international application.
2. ☐ As only some of the required additional search fees were timely paid by the applicant, this international search report covers only those claims of the international application for which fees were paid, specifically claims:
  
3. ☐ No required additional search fees were timely paid by the applicant. Consequently, this international search report is restricted to the invention first mentioned in the claims; it is covered by claim numbers:
  
4. ☐ As all searchable claims could be searched without effort justifying an additional fee, the International Searching Authority did not invite payment of any additional fee.

## Remark on Protest

- ☐ The additional search fees were accompanied by applicant's protest.
- ☐ No protest accompanied the payment of additional search fees.



**This Page is Inserted by IFW Indexing and Scanning  
Operations and is not part of the Official Record**

## **BEST AVAILABLE IMAGES**

Defective images within this document are accurate representations of the original documents submitted by the applicant.

Defects in the images include but are not limited to the items checked:

- ☐ **BLACK BORDERS**
- ☐ **IMAGE CUT OFF AT TOP, BOTTOM OR SIDES**
- ☐ **FADED TEXT OR DRAWING**
- ☒ **BLURRED OR ILLEGIBLE TEXT OR DRAWING**
- ☐ **SKEWED/SLANTED IMAGES**
- ☐ **COLOR OR BLACK AND WHITE PHOTOGRAPHS**
- ☐ **GRAY SCALE DOCUMENTS**
- ☐ **LINES OR MARKS ON ORIGINAL DOCUMENT**
- ☐ **REFERENCE(S) OR EXHIBIT(S) SUBMITTED ARE POOR QUALITY**
- ☐ **OTHER: \_\_\_\_\_**

**IMAGES ARE BEST AVAILABLE COPY.**

**As rescanning these documents will not correct the image problems checked, please do not report these problems to the IFW Image Problem Mailbox.**